

-40V P-Channel Enhancement Mode MOSFET

Description

The AP50P04NF uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.





General Features

$V_{DS} = -40V$ $I_D = -50A$

$R_{DS(ON)} < -13m\Omega$ @ $V_{GS} = -10V$ (Type: **10.5m Ω**)

Application

- Battery protection
- Load switch
- Uninterruptible power supply



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP50P04DF	PDFN3*3-8L	AP50P04DF XXX YYYY	5000

Absolute Maximum Ratings (TC=25°C unless otherwise noted)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-40	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-50	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ -10V^1$	-32	A
I_{DM}	Pulsed Drain Current ²	-105	A
EAS	Single Pulse Avalanche Energy ³	146	mJ
I_{AS}	Avalanche Current	-54	A
$P_D @ T_C = 25^\circ C$	Total Power Dissipation ⁴	52.1	W
$P_D @ T_A = 25^\circ C$	Total Power Dissipation ⁴	2	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ C$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ C$
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	25	$^\circ C/W$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	2.4	$^\circ C/W$

-40V P-Channel Enhancement Mode MOSFET

Electrical Characteristics (T_J=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250uA	-40	-44	---	V
ΔBV _{DSS} /ΔT _J	BV _{DSS} Temperature Coefficient	Reference to 25°C, I _D =-1mA	---	-0.023	---	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =-10V, I _D =-30A	---	10.5	13	mΩ
		V _{GS} =-4.5V, I _D =-20A	---	15	20	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =-250uA	-1.0	-1.6	-2.5	V
ΔV _{GS(th)}	V _{GS(th)} Temperature Coefficient		---	4.74	---	mV/°C
I _{DSS}	Drain-Source Leakage Current	V _{DS} =-32V, V _{GS} =0V, T _J =25°C	---	---	1	uA
		V _{DS} =-32V, V _{GS} =0V, T _J =55°C	---	---	5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
g _{fs}	Forward Transconductance	V _{DS} =-5V, I _D =-18A	---	24	---	S
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz	---	7	14	Ω
Q _g	Total Gate Charge (-4.5V)	V _{DS} =-20V, V _{GS} =-4.5V, I _D =-12A	---	27.9	---	nC
Q _{gs}	Gate-Source Charge		---	7.7	---	
Q _{gd}	Gate-Drain Charge		---	7.5	---	
T _{d(on)}	Turn-On Delay Time	V _{DD} =-15V, V _{GS} =-10V, R _G =3.3Ω, I _D =-1A	---	40	---	ns
T _r	Rise Time		---	35.2	---	
T _{d(off)}	Turn-Off Delay Time		---	100	---	
T _f	Fall Time		---	9.6	---	
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz	---	3500	---	pF
C _{oss}	Output Capacitance		---	323	---	
C _{rss}	Reverse Transfer Capacitance		---	222	---	
I _S	Continuous Source Current ^{1,5}	V _G =V _D =0V, Force Current	---	---	-52	A
I _{SM}	Pulsed Source Current ^{2,5}		---	---	-105	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V, I _S =-1A, T _J =25°C	---	---	-1	V

Note :

- 1、The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2、The data tested by pulsed , pulse width ≦ 300us , duty cycle ≦ 2%
- 3、The EAS data shows Max. rating . The test condition is V_{DD}=-25V,V_{GS}=-10V,L=0.1mH,I_{AS}=-54A
- 4、The power dissipation is limited by 150°C junction temperature
- 5、The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J

-40V P-Channel Enhancement Mode MOSFET




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Waveform

$$EAS = \frac{1}{2} L \times (-I_{AS}^2) \times \frac{-BV_{DSS}}{-BV_{DSS} - (-V_{DD})}$$

Package Mechanical Data-DFN3*3-8L-JQ Single


Symbol	Common		
	mm		
	Mim	Nom	Max
A	0.70	0.75	0.85
A1	/	/	0.05
b	0.20	0.30	0.40
c	0.10	0.152	0.25
D	3.15	3.30	3.45
D1	3.00	3.15	3.25
D2	2.29	2.45	2.65
E	3.15	3.30	3.45
E1	2.90	3.05	3.20
E2	1.54	1.74	1.94
E3	0.28	0.48	0.65
E4	0.37	0.57	0.77
E5	0.10	0.20	0.30
e	0.60	0.65	0.70
K	0.59	0.69	0.89
L	0.30	0.40	0.50
L1	0.06	0.125	0.20
t	0	0.075	0.13
Φ	10	12	14