

40V N+N-Channel Enhancement Mode MOSFET

Description

The AP35H04NF uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.

General Features

$V_{DS} = 40V$ $I_D = 35A$




$R_{DS(ON)} < 10m\Omega$ @ $V_{GS}=10V$ (Type: **8.6mΩ**)

Application

Battery protection

Load switch

Uninterruptible power supply



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP35H04NF	PDFN5*6-8L	AP35H04NF XXX YYYYY	5000

Absolute Maximum Ratings ($T_C=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	40	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D@T_C=25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V^1$	35	A
$I_D@T_C=100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V^1$	23	A
I_{DM}	Pulsed Drain Current ²	100	A
EAS	Single Pulse Avalanche Energy ³	81	mJ
I_{AS}	Avalanche Current	16	A
$P_D@T_C=25^\circ\text{C}$	Total Power Dissipation ⁴	33.7	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	25	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	2.1	$^\circ\text{C/W}$

40V N+N-Channel Enhancement Mode MOSFET

Electrical Characteristics (T_J=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	40	---	---	V
ΔBVDSS/ΔT _J	BVDSS Temperature Coefficient	Reference to 25°C, I _D =1mA	---	0.028	---	V/°C
RDS(ON)	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =30A	---	8.5	10	mΩ
		V _{GS} =4.5V, I _D =15A	---	10	16	
VGS(th)	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	1.2	1.6	2.5	V
ΔVGS(th)	VGS(th) Temperature Coefficient		---	-6.16	---	mV/°C
IDSS	Drain-Source Leakage Current	V _{DS} =40V, V _{GS} =0V, T _J =25°C	---	---	1	uA
		V _{DS} =40V, V _{GS} =0V, T _J =55°C	---	---	5	
IGSS	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
gfs	Forward Transconductance	V _{DS} =5V, I _D =30A	---	22	---	S
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz	---	1.7	3.4	Ω
Q _g	Total Gate Charge (4.5V)	V _{DS} =20V, V _{GS} =10V, I _D =25A	---	37	---	nC
Q _{gs}	Gate-Source Charge		---	6	---	
Q _{gd}	Gate-Drain Charge		---	7	---	
Td(on)	Turn-On Delay Time	V _{DD} =30V, V _{GS} =10V, R _G =1Ω I _D =25A	---	12	---	ns
T _r	Rise Time		---	12	---	
Td(off)	Turn-Off Delay Time		---	38	---	
T _f	Fall Time		---	9	---	
C _{iss}	Input Capacitance	V _{DS} =20V, V _{GS} =0V, f=1MHz	---	2400	---	pF
C _{oss}	Output Capacitance		---	192	---	
C _{rss}	Reverse Transfer Capacitance		---	165	---	
I _S	Continuous Source Current ^{1,5}	V _G =V _D =0V, Force Current	---	---	50	A
ISM	Pulsed Source Current ^{2,5}		---	---	200	A
VSD	Diode Forward Voltage ²	V _{GS} =0V, I _S =1A, T _J =25°C	---	---	1.2	V
t _{rr}	Reverse Recovery Time	IF=30A, di/dt=100A/μs, T _J =25°C	---	22	---	nS
Q _{rr}	Reverse Recovery Charge		---	11	---	nC

Note :

- 1、The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.
- 2、The data tested by pulsed , pulse width ≦ 300us , duty cycle ≦ 2%
- 3、The EAS data shows Max. rating . The test condition is VDD=36V,VGS =10V,L=0.1mH,IAS =16A
- 4、The power dissipation is limited by 150°C junction temperature
- 5、The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation

40V N+N-Channel Enhancement Mode MOSFET

Typical Characteristics




Figure 1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics




Figure 6: Capacitance Characteristics

40V N+N-Channel Enhancement Mode MOSFET




Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area vs. Case Temperature




Figure 10: Maximum Continuous Drain Current vs. Case Temperature





Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case

40V N+N-Channel Enhancement Mode MOSFET
Package Mechanical Data-DFN5*6-8L-JQ Double


Symbol	Common		
	mm		
	Mim	Nom	Max
A	0.90	1.00	1.10
b	0.33	0.41	0.51
C	0.20	0.25	0.30
D1	4.80	4.90	5.00
D2	3.61	3.81	3.96
E	5.90	6.00	6.10
E1	5.70	3.30	3.45
E2	3.38	3.05	3.20
e	1.27BSC		
H	0.41	0.51	0.61
K	1.10	--	--
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
M	0.50	--	--
a	0°	--	12°