40V N+N-Channel Enhancement Mode MOSFET

Description

The AP35H04NF uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.

General Features

 $V_{DS} = 40V I_{D} = 35A$


 $R_{DS(ON)} < 10 \text{m}\Omega$ @ $V_{GS}=10V$ (Type: $8.6\text{m}\Omega$)


Application


Battery protection


Load switch

Uninterruptible power supply









Package Marking and Ordering Information

t dokage marking and Ordering information				
Product ID	Pack	Marking	Qty(PCS)	
AP35H04NF	PDFN5*6-8L	AP35H04NF XXX YYYY	5000	

Absolute Maximum Ratings (T_C=25°Cunless otherwise noted)

Symbol	Parameter	Rating	Units
V _D s	Drain-Source Voltage	40	V
Vgs	Gate-Source Voltage	±20	V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	35	А
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	23	А
Ідм	Pulsed Drain Current ²	100	А
EAS	Single Pulse Avalanche Energy ³	81	mJ
las	Avalanche Current	16	А
P _D @T _C =25°C	Total Power Dissipation ⁴	33.7	W
Тѕтс	Storage Temperature Range	-55 to 150	°C
TJ	Operating Junction Temperature Range	-55 to 150	°C
R _θ JA	Thermal Resistance Junction-Ambient ¹	25	°C/W
R₀Jc	Thermal Resistance Junction-Case ¹	2.1	°C/W



40V N+N-Channel Enhancement Mode MOSFET

Electrical Characteristics (T_J=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =250uA	40			V
∆BVDSS/∆TJ	BVDSS Temperature Coefficient	Reference to 25°C , I _D =1mA		0.028		V/°C
RDS(ON)	Static Drain-Source On-Resistance	V_{GS} =10V , I_{D} =30A		8.5	10	mΩ
		V _{GS} =4.5V , I _D =15A		10	16	
VGS(th)	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	1.2	1.6	2.5	V
$\triangle V_{GS(th)}$	V _{GS(th)} Temperature Coefficient			-6.16		mV/°C
IDSS	Dunin Course Lookens Courset	V _{DS} =40V , V _{GS} =0V , T _J =25°C			1	- uA
1033	Drain-Source Leakage Current	V _{DS} =40V , V _{GS} =0V , T _J =55°C			5	uA
IGSS	Gate-Source Leakage Current	V _{GS} =±20V , V _{DS} =0V			±100	nA
gfs	Forward Transconductance	V _{DS} =5V , I _D =30A		22		S
Rg	Gate Resistance	V _{DS} =0V , V _{GS} =0V , f=1MHz		1.7	3.4	Ω
Qg	Total Gate Charge (4.5V)			37		
Q _{gs}	Gate-Source Charge	V _{DS} =20V , V _{GS} =10V , I _D =25A		6		nC
Q_{gd}	Gate-Drain Charge			7		1
Td(on)	Turn-On Delay Time			12		
Tr	Rise Time	V_{DD} =30V , V_{GS} =10V , R_{G} =1 Ω		12		
Td(off)	Turn-Off Delay Time	I _D =25A		38		ns
Tf	Fall Time			9		1
C _{iss}	Input Capacitance			2400		
Coss	Output Capacitance	V _{DS} =20V , V _{GS} =0V , f=1MHz		192		pF
Crss	Reverse Transfer Capacitance			165		
Is	Continuous Source Current ^{1,5}				50	Α
ISM	Pulsed Source Current ^{2,5}	V _G =V _D =0V , Force Current			200	Α
VSD	Diode Forward Voltage ²	V _{GS} =0V , I _S =1A , T _J =25°C			1.2	V
t _{rr}	Reverse Recovery Time			22		nS
Qrr	Reverse Recovery Charge	IF=30A , dI/dt=100A/µs ,Tյ=25°C		11		nC

Note:

- 1. The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.
- 2_{\times} The data tested by pulsed , pulse width \leqq 300us , duty cycle \leqq 2%
- 3. The EAS data shows Max. rating . The test condition is VDD=36V,VGS =10V,L=0.1mH,IAS =16A
- 4. The power dissipation is limited by 150 ℃ junction temperature
- 5 The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation



40V N+N-Channel Enhancement Mode MOSFET

Typical Characteristics




Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics




Figure 6: Capacitance Characteristics

40V N+N-Channel Enhancement Mode MOSFET




Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 9: Maximum Safe Operating Area vs. Case Temperature




Figure 8: Normalized on Resistance vs Junction Temperature




Figure 10: Maximum Continuous Drain Current





Figure.11: Maximum Effective
Transient Thermal Impedance, Junction-to-Case



40V N+N-Channel Enhancement Mode MOSFET

Package Mechanical Data-DFN5*6-8L-JQ Double



		Common		
Symbol	mm			
	Mim	Nom	Max	
Α	0.90	1.00	1.10	
b	0.33	0.41	0.51	
С	0.20	0.25	0.30	
D1	4.80	4.90	5.00	
D2	3.61	3.81	3.96	
Е	5.90	6.00	6.10	
E1	5.70	3.30	3.45	
E2	3.38	3.05	3.20	
е	1.27BSC			
Н	0.41	0.51	0.61	
K	1.10			
L	0.51	0.61	0.71	
L1	0.06	0.13	0.20	
M	0.50			
а	0°		12°	