



## AP15H04S

### 40V N+N-Channel Enhancement Mode MOSFET

### Description

The AP15H04S uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.

#### **General Features**

V<sub>DS</sub> = 40V I<sub>D</sub> =15A


 $R_{DS(ON)} < 10m\Omega @ V_{GS}=10V$  (Type: 8.5m $\Omega$ )


#### Application

Battery protection

Load switch

Uninterruptible power supply





#### Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP15H04S	SOP-8L	AP15H04S XXX YYYY	3000

#### Absolute Maximum Ratings (Tc=25°Cunless otherwise noted)

Symbol	Parameter	Rating	Units
Vds	Drain-Source Voltage	40	V
Vgs	Gate-Source Voltage	Gate-Source Voltage ±20	
I₀@Tc=25℃	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup> 15	
I <b>⊳@Tc=100</b> ℃	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	10	А
Ідм	Pulsed Drain Current <sup>2</sup> 45		А
EAS	Single Pulse Avalanche Energy <sup>3</sup> 181		mJ
las	Avalanche Current	he Current 16	
P₀@Tc=25℃	Total Power Dissipation <sup>4</sup>	33.7	W
Tstg	Storage Temperature Range	-55 to 150	
TJ	Operating Junction Temperature Range -55 to 150		°C
R <sub>θ</sub> JA	Thermal Resistance Junction-Ambient <sup>1</sup>	85	°C <b>/W</b>
R <sub>θ</sub> JC	Thermal Resistance Junction-Case <sup>1</sup>	2.1 °C/W	



## 40V N+N-Channel Enhancement Mode MOSFET

### Electrical Characteristics (TJ=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	40			V
∆BVDSS/∆TJ	BVDSS Temperature Coefficient	Reference to 25°C , I <sub>D</sub> =1mA		0.028		V/°C
RDS(ON)	Static Drain-Source On-Resistance	$V_{GS}$ =10V , I <sub>D</sub> =30A		8.5	10	mΩ
		V <sub>GS</sub> =4.5V , I <sub>D</sub> =15A		10	16	
VGS(th)	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	1.2	1.6	2.5	V
$\bigtriangleup V_{\text{GS(th)}}$	$V_{GS(th)}$ Temperature Coefficient			-6.16		mV/°C
IDSS	Drain-Source Leakage Current	V <sub>DS</sub> =40V , V <sub>GS</sub> =0V , T <sub>J</sub> =25°C			1	uA
1033		V <sub>DS</sub> =40V , V <sub>GS</sub> =0V , T <sub>J</sub> =55°C			5	uA
IGSS	Gate-Source Leakage Current	$V_{GS}$ =±20V , $V_{DS}$ =0V			±100	nA
gfs	Forward Transconductance	V <sub>DS</sub> =5V , I <sub>D</sub> =30A		22		S
Rg	Gate Resistance	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , f=1MHz		1.7	3.4	Ω
Qg	Total Gate Charge (4.5V)			37		
Qgs	Gate-Source Charge	V <sub>DS</sub> =20V , V <sub>GS</sub> =10V , I <sub>D</sub> =25A		6		nC
Q <sub>gd</sub>	Gate-Drain Charge			7		
Td(on)	Turn-On Delay Time			12		ns
Tr	Rise Time	V <sub>DD</sub> =30V , V <sub>GS</sub> =10V , R <sub>G</sub> =1Ω		12		
Td(off)	Turn-Off Delay Time	I <sub>D</sub> =25A		38		
T <sub>f</sub>	Fall Time			9		
Ciss	Input Capacitance			2400		
Coss	Output Capacitance	V <sub>DS</sub> =20V , V <sub>GS</sub> =0V , f=1MHz		192		pF
Crss	Reverse Transfer Capacitance			165		
ls	Continuous Source Current <sup>1,5</sup>				50	Α
ISM	Pulsed Source Current <sup>2,5</sup>	$V_G=V_D=0V$ , Force Current			200	А
VSD	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , Is=1A , Tյ=25℃			1.2	V
t <sub>rr</sub>	Reverse Recovery Time	IF=30A ,		22		nS
Qrr	Reverse Recovery Charge	dl/dt=100A/µs ,Tյ=25℃		11		nC

Note :

1. The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.

2、The data tested by pulsed , pulse width  $\,\leq\,$  300us , duty cycle  $\,\leq\,$  2%


 $3\,{\scriptstyle \sim}\,$  The power dissipation is limited by  $150\,{\rm ^{\circ}C}$  junction temperature


4. The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation






### 40V N+N-Channel Enhancement Mode MOSFET























**Figure 6: Capacitance Characteristics** 





### 40V N+N-Channel Enhancement Mode MOSFET








Figure 9: Maximum Safe Operating Area vs. Case Temperature




Figure 8: Normalized on Resistance vs Junction Temperature




Figure 10: Maximum Continuous Drain Current





Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case







40V N+N-Channel Enhancement Mode MOSFET


## Package Mechanical Data-SOP-8







Symbol	Dimensions Ir	n Millimeters	Dimensions	In Inches
	Min	Max	Min	Max
А	1.350	1.750	0. 053	0.069
A1	0.100	0. 250	0.004	0.010
A2	1.350	1.550	0. 053	0.061
b	0. 330	0. 510	0.013	0.020
С	0. 170	0. 250	0.006	0.010
D	4. 700	5. 100	0. 185	0.200
E	3.800	4.000	0. 150	0. 157
E1	5.800	6.200	0. 228	0. 244
е	1. 270 (BSC)		0.050	(BSC)
L	0.400	1.270	0.016	0.050
θ	0°	8°	0 °	8°



Recommended Minimum Pads.