


900V N-Channel Enhancement Mode MOSFET
Description

The AP9N90MP is silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency.

General Features


$V_{DS} = 900V$ (**Type: 1000V**) $I_D = 9A$

$R_{DS(ON)} < 1000m\Omega$ @ $V_{GS}=10V$ (**Type: 920m\Omega**)


Application

Uninterruptible Power Supply(UPS)

Power Factor Correction (PFC)


Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP9N90MP	TO-247-3L	AP9N90MP XXX YYYY	1000

Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Value	Units
V_{DSS}	Drain-Source Voltage	900	V
V_{GS}	Gate-Source Voltage	± 30	V
$I_D@T_c=25^\circ C$	Drain Current, V_{GS} @ 10V	9	A
$I_D@T_c=100^\circ C$	Drain Current, V_{GS} @ 10V	5.8	A
IDM	Drain Current - Pulsed	36	A
EAS	Single Pulsed Avalanche Energy	576	mJ
IAR	Avalanche Current	9	A
EAR	Repetitive Avalanche Energy	53	mJ
dv/dt	Peak Diode Recovery dv/dt	5	V/ns
P_D	Power Dissipation	31.2	W
T_j, T_{stg}	Operating and Storage Temperature Range	-55 to +150	°C
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	4.0	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	48.0	°C/W



900V N-Channel Enhancement Mode MOSFET
Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	900	1000		V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D=250\mu\text{A}$, Referenced to 25°C		0.74		$\text{V}/^\circ\text{C}$
ID_{SS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 900 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$		1		μA
ID_{SS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 720 \text{ V}$, $T_C = 125^\circ\text{C}$		10		μA
IG_{SSF}	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 30 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$		100		nA
IG_{SR}	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -30 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$		-100		nA
$V_{\text{GS(TH)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$, $I_D = 250 \mu\text{A}$	2.0		4.0	V
$\text{R}_{\text{DS(On)}}$	Drain-Source On-state Resistance	$V_{\text{GS}}=10 \text{ V}$, $I_D = 4.5 \text{ A}$		975	1200	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 40 \text{ V}$, $I_D = 4.5 \text{ A}$		11		S
C_{iss}	Input Capacitance	$V_{\text{DS}}=25 \text{ V}$, $V_{\text{GS}}=0\text{V}$, $f=1.0 \text{ MHz}$		2752		pF
C_{oss}	Output Capacitance			206		pF
C_{rss}	Reverse Transfer Capacitance			36		pF
$t_{\text{d(on)}}$	Turn On Delay Time	$V_{\text{DD}}=450 \text{ V}$, $I_D=9\text{A}$, $R_G=25\Omega$		33		ns
t_r	Rising Time			57		ns
$t_{\text{d(off)}}$	Turn Off Delay Time			270		ns
t_f	Fall Time			91		ns
Q_g	Total Gate Charge	$V_{\text{DS}}=450\text{V}$, $I_D=9\text{A}$, $V_{\text{GS}}=10\text{V}$		80		nC
Q_{gs}	Gate-Source Charge			12		nC
Q_{gd}	Gate-Drain Charge			38		nC
ISM	Maximum Pulsed Drain-Source Diode Forward Current				36	A
V_{SD}	Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_S = 9 \text{ A}$			1.4	V
trr	Reverse Recovery Time	$V_{\text{GS}}=0\text{V}$, $I_S=9\text{A}$, $dI_F/dt=100 \text{ A}/\mu\text{s}$ Note4)		533		ns
Q_{rr}	Reverse Recovery Charge			6.2		μC

Note :

- 1、The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2、The EAS data shows Max. rating . L=4.1Mh IAS=18A, VDD=50V, RG=25Ω, Starting TJ = 25 °C
- 3、The test condition is Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 1%
- 4、The power dissipation is limited by 150°C junction temperature
- 5、The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

900V N-Channel Enhancement Mode MOSFET




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature





Figure 11. Transient Thermal Response Curve

Package Mechanical Data-TO-247-3L


Dim.	Min.	Max.
A	15.0	16.0
B	20.0	21.0
C	41.0	42.0
D	5.0	6.0
E	4.0	5.0
F	2.5	3.5
G	1.75	2.5
H	3.0	3.5
I	8.0	10.0
J	4.9	5.1
K	1.9	2.1
L	3.5	4.0
M	4.75	5.25
N	2.0	3.0
O	0.55	0.75
P	Typ 5.08	
Q	1.2	1.3