


650V N-SJ Enhancement Mode MOSFET
General Description

APJ15N70F use advanced Super junction MOS technology to provide low $R_{DS(ON)}$, low gate charge, fast switching and excellent avalanche characteristics. This device offers extremely fast and robust body diode, and is suitable for telecom and power supplies.


Features

- Low RDS(on) & FOM
- Extremely low switching loss
- Excellent stability and uniformity
- Easy to drive


Applications

- Lighting
- Server power supply
- Telecom
- Solar invertor

Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
APJ15N70F	TO-220F-3L	APJ15N70F XXX YYYY	1000

Absolute Maximum Ratings at $T_j=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Value	Unit
Drain source voltage	V_{DS}	700	V
Gate source voltage	V_{GS}	± 30	V
Continuous drain current ¹⁾ , $T_c=25^\circ\text{C}$	I_D	15	A
Continuous drain current ¹⁾ , $T_c=100^\circ\text{C}$		11	
Pulsed drain current ²⁾ , $T_c=25^\circ\text{C}$	$I_{D, \text{pulse}}$	54	A
Power dissipation ³⁾ for TO220, TO262, TO263, TO247, $T_c=25^\circ\text{C}$	P_D	151	W
Power dissipation ³⁾ for TO220F, $T_c=25^\circ\text{C}$		34	
Single pulsed avalanche energy ⁵⁾	E_{AS}	272	mJ
MOSFET dv/dt ruggedness, $V_{DS}=0\ldots 480\text{ V}$	dv/dt	100	V/ns
Reverse diode dv/dt, $V_{DS}=0\ldots 480\text{ V}$, $I_{SD} \leq I_D$	dv/dt	50	V/ns
Operation and storage temperature	T_{stg}, T_j	-55 to 150	°C









650V N-SJ Enhancement Mode MOSFET

Thermal resistance, junction-case	R _{θJC}	3.68	°C/W
Thermal resistance, junction-ambient ⁴⁾	R _{θJA}	62.5	°C/W

Electrical Characteristics at T_j=25 °C unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test condition
Drain-source breakdown voltage	BV _{DSS}	650			V	V _{GS} =0 V, I _D =250 μA
		700	770			V _{GS} =0 V, I _D =250 μA, T _j =150 °C
Gate threshold voltage	V _{GS(th)}	3.5		4.5	V	V _{DS} =V _{GS} , I _D =250 μA
Drain-source on-state resistance	R _{DS(ON)}		0.18	0.22	Ω	V _{GS} =10 V, I _D =9 A
			0.45			V _{GS} =10 V, I _D =9 A, T _j =150 °C
Gate-source leakage current	I _{GSS}			100	nA	V _{GS} =30 V
				-100		V _{GS} =-30 V
Drain-source leakage current	I _{DSS}			10	μA	V _{DS} =650 V, V _{GS} =0 V
Input capacitance	C _{iss}		1493		pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz
Output capacitance	C _{oss}		101		pF	
Reverse transfer capacitance	C _{rss}		2.05		pF	
Turn-on delay time	t _{d(on)}		45.28		ns	V _{GS} =10 V, V _{DS} =400 V, R _G =20 Ω, I _D =18 A
Rise time	t _r		82.64		ns	
Turn-off delay time	t _{d(off)}		42.20		ns	
Fall time	t _f		32.56		ns	
Total gate charge	Q _g		21.7		nC	
Gate-source charge	Q _{gs}		8.04		nC	V _{DS} =400 V, V _{GS} =10 V
Gate-drain charge	Q _{gd}		7.4		nC	
Gate plateau voltage	V _{plateau}		7.2		V	
Diode forward current	I _S			18	A	V _{GS} <V _{th}
Pulsed source current	I _{SP}			54	A	
Diode forward voltage	V _{SD}			1.2	V	I _S =18 A, V _{GS} =0 V
Reverse recovery time	t _{rr}		143.3		ns	V _R =400V, I _S =18 A, di/dt=100 A/μs
Reverse recovery charge	Q _{rr}		767		nC	
Peak reverse recovery current	I _{rrm}		10.7		A	

- 1) Calculated continuous current based on maximum allowable junction temperature.
- 2) Repetitive rating, pulse width limited by max. junction temperature.
- 3) Pd is based on max. junction temperature, using junction-case thermal resistance.
- 4) The value of R_{θJA} is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_a=25 °C.
- 5) V_{DD}=100 V, R_G=25 Ω, L=10 mH, starting T_j=25 °C.

650V N-SJ Enhancement Mode MOSFET
Electrical Characteristics Diagrams

Figure 1, Typ. output characteristics

Figure 2, Typ. transfer characteristics

Figure 3, Typ. capacitances

Figure 4, Typ. gate charge

Figure 5, Drain-source breakdown voltage

Figure 6, Drain-source on-state resistance


650V N-SJ Enhancement Mode MOSFET


Figure 7, Forward characteristic of body diode




Figure 8, Drain-source on-state resistance




Figure 9, Drain current




Figure 10, Safe operation area for
TO220/TO262/TO263/TO247 $T_c = 25^\circ\text{C}$








Figure 11, Safe operation area for TO220F
 $T_c = 25^\circ\text{C}$

Test circuits and waveforms

Figure 1, Gate charge test circuit & waveform

Figure 2, Switching time test circuit & waveforms

Figure 3, Unclamped inductive switching (UIS) test circuit & waveforms

Figure 4, Diode reverse recovery test circuit & waveforms

