

600V N-Channel Enhancement Mode MOSFET

Description

The AP01N60AI is silicon N-channel Enhanced



VDMOSFETs, is obtained by the self-aligned planar Technology

which reduce the conduction loss, improve switching

performance and enhance the avalanche energy. The transistor

can be used in various power switching circuit for system

miniaturization and higher efficiency.



General Features

V_{DS} = 600V, I_D = 100mA

R_{DS(ON)} < 300Ω @ V_{GS} = 10V



Application

Uninterruptible Power Supply(UPS)

Power Factor Correction (PFC)

Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP01N60AI	SOT-23	MK127	3000

Absolute Maximum Ratings (T_C=25°C unless otherwise noted)

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	600	V
V _{GS}	Gate-Source Voltage	+20	V
I _D @T _A =25°C	Drain Current ³ , V _{GS} @ 10V	100	mA
I _D @T _A =70°C	Drain Current ³ , V _{GS} @ 10V	21	mA
I _{DM}	Pulsed Drain Current ¹	150	mA
P _D @T _A =25°C	Total Power Dissipation	0.5	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C
R _{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	250	°C/W









600V N-Channel Enhancement Mode MOSFET

Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ	Max	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	600	650	-	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{GS}=10\text{V}$, $I_D=16\text{mA}$	-	80	300	Ω
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	2	2.3	4	V
g_{fs}	Forward Transconductance	$V_{DS}=10\text{V}$, $I_D=16\text{mA}$	-	28	-	mS
$IDSS$	Drain-Source Leakage Current	$V_{DS}=480\text{V}$, $V_{GS}=0\text{V}$	-	-	25	μA
IG_{SS}	Gate-Source Leakage	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge ²	$I_D=0.1\text{A}$ $V_{DS}=200\text{V}$ $V_{GS}=10\text{V}$	1.8	2.5	3.2	nC
Q_{gs}	Gate-Source Charge		-	1.3	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge		-	0.8	-	nC
$t_{d(on)}$	Turn-on Delay Time ²	$V_{DS}=300\text{V}$ $I_D=10\text{mA}$	-	11.5	-	ns
t_r	Rise Time	$R_G=3.3\Omega$, $V_{GS}=10\text{V}$ $R_D=30\text{k}\Omega$	-	14.5	-	ns
$t_{d(off)}$	Turn-off Delay Time		-	14	-	ns
t_f	Fall Time		-	120	-	ns
C_{iss}	Input Capacitance	$V_{GS}=V$ $V_{DS}=25\text{V}$ $f=1.0\text{MHz}$	8.8	12.5	16.2	pF
C_{oss}	Output Capacitance		7	10	13	pF
C_{rss}	Reverse Transfer Capacitance		5	7	9	pF
V_{SD}	Forward On Voltage ²	$I_S=0.05\text{A}$, $V_{GS}=0\text{V}$	-	-	1.5	V

Notes:

1. Pulse width limited by Max. junction temperature.
2. Pulse test
3. Mounted on min. copper pad.

600V N-Channel Enhancement Mode MOSFET

Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics

Fig 3. Normalized BV_{DSSS} v.s. Junction Temperature

Fig 4. Normalized On-Resistance v.s. Junction Temperature

Fig 5. Forward Characteristic of Reverse Diode

Fig 6. Gate Threshold Voltage v.s. Junction Temperature

600V N-Channel Enhancement Mode MOSFET




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform





Fig 12. Gate Charge Circuit

Package Mechanical Data-SOT23


Symbol	Dimensions in Millimeters	
	MIN.	MAX.
A	0.900	1.150
A1	0.000	0.100
A2	0.900	1.050
b	0.300	0.500
c	0.080	0.150
D	2.800	3.000
E	1.200	1.400
E1	2.250	2.550
e		0.950TYP
e1	1.800	2.000
L		0.550REF
L1	0.300	0.500
θ	0°	8°