



**180V N-Channel Enhancement Mode MOSFET**
**Description**

The AP3N20SI is silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency.


**General Features**

$V_{DS} = 180V$   $I_D = 3A$


$R_{DS(ON)} < 1800m\Omega$  @  $V_{GS}=10V$  (**Type: 1300mΩ**)

**Application**

Automotive lighting

Load switch

Uninterruptible power supply


**Package Marking and Ordering Information**

Product ID	Pack	Marking	Qty(PCS)
AP3N20SI	SOT89-3L	AP3N20SI XXX YYYY	3000

**Absolute Maximum Ratings (TC=25°C unless otherwise noted)**

Symbol	Parameter	Rating	Units
VDS	Drain-Source Voltage	180	V
VGS	Gate-Source Voltage	$\pm 20$	V
$I_D$ @ $T_c=25^\circ C$	Drain Current, $V_{GS}$ @ 10V	3.0	A
$I_D$ @ $T_c=100^\circ C$	Drain Current, $V_{GS}$ @ 10V	2.1	A
IDM	Pulsed Drain Current <sup>1</sup>	10	A
$P_D$ @ $T_c=25^\circ C$	Total Power Dissipation	2	W
$P_D$ @ $T_A=25^\circ C$	Total Power Dissipation <sup>3</sup>	1.1	W
TSTG	Storage Temperature Range	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	°C
$R_{\theta JA}$	Maximum Thermal Resistance, Junctionambient	85	°C/W
$R_{\theta JC}$	Maximum Thermal Resistance, Junction-case	40	°C/W




**180V N-Channel Enhancement Mode MOSFET**
**Electrical Characteristics ( $T_J=25^\circ\text{C}$ , unless otherwise noted)**


Symbol	Parameter	Condition	Min	Typ	Max	Unit
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	180	195	-	V
$\text{IDSS}$	Zero Gate Voltage Drain Current	$\text{V}_{\text{DS}}=200\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
$\text{IGSS}$	Gate-Body Leakage Current	$\text{V}_{\text{GS}}=\pm20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	$\pm100$	nA
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	1.0	1.7	3.0	V
$\text{R}_{\text{DS(ON)}}$	Drain-Source On-State Resistance	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=2\text{A}$	-	1300	1800	$\text{m}\Omega$
$\text{g}_{\text{FS}}$	Forward Transconductance	$\text{V}_{\text{DS}}=15\text{V}, \text{I}_D=2\text{A}$	-	8	-	S
$\text{C}_{\text{iss}}$	Input Capacitance	$\text{V}_{\text{DS}}=25\text{V}, \text{V}_{\text{GS}}=0\text{V}, \text{F}=1.0\text{MHz}$	-	580	-	PF
$\text{C}_{\text{oss}}$	Output Capacitance		-	90	-	PF
$\text{C}_{\text{rss}}$	Reverse Transfer Capacitance		-	3	-	PF
$\text{t}_{\text{d(on)}}$	Turn-on Delay Time	$\text{V}_{\text{DD}}=100\text{V}, \text{R}_{\text{L}}=15\Omega, \text{V}_{\text{GS}}=10\text{V}, \text{R}_{\text{G}}=2.5\Omega$	-	10	-	nS
$\text{t}_r$	Turn-on Rise Time		-	12	-	nS
$\text{t}_{\text{d(off)}}$	Turn-Off Delay Time		-	15	-	nS
$\text{t}_f$	Turn-Off Fall Time		-	15	-	nS
$\text{Q}_{\text{g}}$	Total Gate Charge	$\text{V}_{\text{DS}}=100\text{V}, \text{I}_D=2\text{A}, \text{V}_{\text{GS}}=10\text{V}$	-	12	-	nC
$\text{Q}_{\text{gs}}$	Gate-Source Charge		-	2.5	-	nC
$\text{Q}_{\text{gd}}$	Gate-Drain Charge		-	3.8	-	nC
$\text{V}_{\text{SD}}$	Diode Forward Voltage <sup>(Note 3)</sup>	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_S=2\text{A}$	-	-	1.2	V
$\text{I}_{\text{S}}$	Diode Forward Current <sup>(Note 2)</sup>		-	-	2	A

**Note :**


- 1、The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.
- 2、The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$
- 3、The power dissipation is limited by  $150^\circ\text{C}$  junction temperature
- 4、The data is theoretically the same as  $\text{I}_{\text{D}}$  and  $\text{I}_{\text{DM}}$  , in real applications , should be limited by total power dissipation.

**180V N-Channel Enhancement Mode MOSFET**
**Typical Characteristics**



**Figure1:** Output Characteristics




**Figure4:**  $R_{DS(on)}$ -JunctionTemperature




**Figure 3:** Transfer Characteristics








**Figure4:** Gate Charge




**Figure5:**  $R_{DS(on)}$ -Drain Current



**Figure6:** Source-Drain Diode Forward

**180V N-Channel Enhancement Mode MOSFET**

**Figure7: Capacitance vs Vds**

**Figure9: BVdss vs Junction Temperature**

**Figure 8: Safe Operation Area**

**Figure10: VGS(th) vs Junction Temperature**

**Figure11: Normalized Maximum Transient Thermal Impedance**

**180V N-Channel Enhancement Mode MOSFET**  
**Package Mechanical Data:SOT89-3L**



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.400	1.600	0.055	0.063
b	0.350	0.520	0.013	0.197
b1	0.400	0.580	0.016	0.023
c	0.350	0.440	0.014	0.017
D	4.400	4.600	0.173	0.181
D1	1.550 REF		0.061 REF	
E	2.350	2.550	0.091	0.102
E1	3.940	4.250	0.155	0.167
e	1.500 TYP		0.060 TYP	
e1	3.000 TYP		0.118 TYP	
L	0.900	1.100	0.035	0.047