

180V N-Channel Enhancement Mode MOSFET

Description

The AP3N20SI is silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency.




General Features

$V_{DS} = 180V$ $I_D = 3A$

$R_{DS(ON)} < 1800m\Omega$ @ $V_{GS}=10V$ (Type: 1300m Ω)

Application

- Automotive lighting
- Load switch
- Uninterruptible power supply



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP3N20SI	SOT89-3L	AP3N20SI XXX YYYY	3000

Absolute Maximum Ratings (TC=25°C unless otherwise noted)

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	180	V
V _{GS}	Gate-Source Voltage	±20	V
I _D @T _C =25°C	Drain Current, V _{GS} @ 10V	3.0	A
I _D @T _C =100°C	Drain Current, V _{GS} @ 10V	2.1	A
IDM	Pulsed Drain Current ¹	10	A
P _D @T _C =25°C	Total Power Dissipation	2	W
P _D @T _A =25°C	Total Power Dissipation ³	1.1	W
TSTG	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C
R θ JA	Maximum Thermal Resistance, Junctionambient	85	°C/W
R θ JC	Maximum Thermal Resistance, Junction-case	40	°C/W



180V N-Channel Enhancement Mode MOSFET

Electrical Characteristics (T_J=25°C, unless otherwise noted)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	180	195	-	V
IDSS	Zero Gate Voltage Drain Current	V _{DS} =200V, V _{GS} =0V	-	-	1	μA
IGSS	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
VGS(th)	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.0	1.7	3.0	V
RDS(ON)	Drain-Source On-State Resistance	V _{GS} =10V, I _D =2A	-	1300	1800	mΩ
gFS	Forward Transconductance	V _{DS} =15V, I _D =2A	-	8	-	S
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, F=1.0MHz	-	580	-	PF
C _{oss}	Output Capacitance		-	90	-	PF
C _{rss}	Reverse Transfer Capacitance		-	3	-	PF
td(on)	Turn-on Delay Time	V _{DD} =100V, R _L =15Ω V _{GS} =10V, R _G =2.5Ω	-	10	-	nS
t _r	Turn-on Rise Time		-	12	-	nS
td(off)	Turn-Off Delay Time		-	15	-	nS
t _f	Turn-Off Fall Time		-	15	-	nS
Q _g	Total Gate Charge	V _{DS} =100V, I _D =2A, V _{GS} =10V	-	12	-	nC
Q _{gs}	Gate-Source Charge		-	2.5	-	nC
Q _{gd}	Gate-Drain Charge		-	3.8	-	nC
VSD	Diode Forward Voltage ^(Note 3)	V _{GS} =0V, I _S =2A	-	-	1.2	V
I _S	Diode Forward Current ^(Note 2)		-	-	2	A

Note :

- 1、 The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.
- 2、 The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%
- 3、 The power dissipation is limited by 150°C junction temperature
- 4、 The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

180V N-Channel Enhancement Mode MOSFET

Typical Characteristics




Figure1: Output Characteristics




Figure4: Rdson-Junction Temperature




Figure 3: Transfer Characteristics




Figure4: Gate Charge




Figure5: Rdson-Drain Current




Figure6: Source- Drain Diode Forward

180V N-Channel Enhancement Mode MOSFET




Figure7: Capacitance vs Vds




Figure9: BVDSS vs Junction Temperature




Figure 8: Safe Operation Area




Figure10: VGS(th) vs Junction Temperature





Figure11: Normalized Maximum Transient Thermal Impedance

180V N-Channel Enhancement Mode MOSFET

Package Mechanical Data:SOT89-3L



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.400	1.600	0.055	0.063
b	0.350	0.520	0.013	0.197
b1	0.400	0.580	0.016	0.023
c	0.350	0.440	0.014	0.017
D	4.400	4.600	0.173	0.181
D1	1.550 REF		0.061 REF	
E	2.350	2.550	0.091	0.102
E1	3.940	4.250	0.155	0.167
e	1.500 TYP		0.060TYP	
e1	3.000 TYP		0.118TYP	
L	0.900	1.100	0.035	0.047