


P-Channel 100V(D-S) MOSFET


The FIR16P10PG is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits, and low in-line power loss are needed in a very small outline surface mount package.

PIN Connection TO-220AB



FEATURES

- RDS(ON) \leq 195m Ω @VGS=-10V
- RDS(ON) \leq 210m Ω @VGS=-4.5V
- Super high density cell design for extremely low RDS(ON)
- Exceptional on-resistance and maximum DC current capability



P-Channel MOSFET

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

Marking Diagram



Y = Year
A = Assembly Location
WW = Work Week

FIR16P10P = Specific Device Code

Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit	
Drain-Source Voltage		VDS	-100	V	
Gate-Source Voltage		Vgs	±20	V	
Continuous Drain Current*	Tc=25°ℂ	- Io	-11	۸	
	Tc=70°C		-9	A	
Pulsed Drain Current		Ірм	-44	А	
Maximum Power Dissipation*	Tc=25°ℂ	P _D -	39	W	
	Tc=70°C		25	VV	
Operating Junction Temperature		TJ	-55 to 150	$^{\circ}$ C	
Thermal Resistance-Junction to Case*		Rejc	3.2	°C/W	

^{*}The device mounted on 1in² FR4 board with 2 oz copper



Electrical Characteristics (Tc =25°C Unless Otherwise Specified)


Symbol	Parameter	Limit	Min	Тур	Max	Unit	
STATIC							
V(BR)DSS	Drain-Source Breakdown Voltage	Vgs=0V, Ip=-250 μ A	-100			V	
VGS(th)	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μ A	-1		-3	V	
Igss	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±250	nA	
IDSS	Zero Gate Voltage Drain Current	V _{DS} =-100V, V _{GS} =0V			1	μ A	
RDS(ON)	Drain-Source On-State Resistance ^a	Vgs=-10V, Ip= -3.6A		160	195	m Ω	
		Vgs=-4.5V, ID= -3.4A		170	210	11177	
VsD	Diode Forward Voltage	Is=-2.9A, Vgs=0V		0.8	1.2	V	
DYNAMIC							
Qg	Total Gate Charge	VDS=-50V, VGS=-10V, ID=-3.6A		28			
Qg	Total Gate Charge			14		- nC	
Qgs	Gate-Source Charge	VDS=-50V, VGS=-4.5V, ID=-3.6A		5.3			
Qgd	Gate-Drain Charge			5.9			
Ciss	Input capacitance			1240			
Coss	Output Capacitance	V _{DS} =-15V, V _{GS} =0V, F=1MHz		947		pF	
Crss	Reverse Transfer Capacitance			30			
td(on)	Turn-On Delay Time			35		ns	
tr	Turn-On Rise Time	V_{DS} =-50V, RL =25 Ω		12			
td(off)	Turn-Off Delay Time	VGEN=-10V, RG=1 Ω		58			
tf	Turn-On Fall Time			5			


Notes: a. Pulse test: pulse width \leq 300us, duty cycle \leq 2%, Guaranteed by design, not subject to production testing.


b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.





Typical Characteristics (TJ =25°C Noted)











25

50

T_J - Temperature (°C)

75


100

125 150

0.8


-50


-25








Typical Characteristics (TJ =25℃ Noted)












Square Wave Pulse Duration (sec)



TO-220AB Package Information



0	Dimensions In Millimeters		Dimensions In Inches		
Symbol	Min.	Max.	Min.	Max.	
А	4.400	4.600	0.173	0.181	
A1	2.250	2.550	0.089	0.100	
b	0.710	0.910	0.028	0.036	
b1	1.170	1.370	0.046	0.054	
С	0.330	0.650	0.013	0.026	
c1	1.200	1.400	0.047	0.055	
D	9.910	10.250	0.390	0.404	
E	8.9500	9.750	0.352	0.384	
E1	12.650	12.950	0.498	0.510	
е	2.540	TYP.	0.100	TYP.	
e1	4.980	5.180	0.196	0.204	
F	2.650	2.950	0.104	0.116	
Н	7.900	8.100	0.311	0.319	
h	0.000	0.300	0.000	0.012	
L	12.900	13.400	0.508	0.528	
L1	2.850	3.250	0.112	0.128	
V	7.500	REF.	0.295	REF.	
Ф	3.400	3.800	0.134	0.150	



Declaration

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice!
 Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the
 responsibility to comply with safety
 standards and take safety measures when using FIRST products for system design and manufacturing, To
 avoid To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

ATTACHMENT

Revision History

Date	REV	Description	Page
2018 01 01	1.0	Initial release	