






The FIR16P10PG is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits , and low in-line power loss are needed in a very small outline surface mount package.

PIN Connection TO-220AB



P-Channel MOSFET

Marking Diagram



- Y = Year
- A = Assembly Location
- WW = Work Week
- FIR16P10P = Specific Device Code

FEATURES

- $R_{DS(ON)} \leq 195m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 210m\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V _{DS}	-100	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current*	I _D	T _c =25°C	-11
		T _c =70°C	-9
Pulsed Drain Current	I _{DM}	-44	A
Maximum Power Dissipation*	P _D	T _c =25°C	39
		T _c =70°C	25
Operating Junction Temperature	T _J	-55 to 150	°C
Thermal Resistance-Junction to Case*	R _{θJC}	3.2	°C/W

*The device mounted on 1in² FR4 board with 2 oz copper



Electrical Characteristics (Tc =25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-100			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-1		-3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±250	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-100V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =-10V, I _D = -3.6A		160	195	mΩ
		V _{GS} =-4.5V, I _D = -3.4A		170	210	
V _{SD}	Diode Forward Voltage	I _S =-2.9A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-50V, V _{GS} =-10V, I _D =-3.6A		28		nC
Q _g	Total Gate Charge			14		
Q _{gs}	Gate-Source Charge	V _{DS} =-50V, V _{GS} =-4.5V, I _D =-3.6A		5.3		
Q _{gd}	Gate-Drain Charge			5.9		
C _{iss}	Input capacitance			1240		pF
C _{oss}	Output Capacitance	V _{DS} =-15V, V _{GS} =0V, F=1MHz		947		
C _{rss}	Reverse Transfer Capacitance			30		
t _{d(on)}	Turn-On Delay Time			35		ns
t _r	Turn-On Rise Time	V _{DS} =-50V, R _L =25Ω		12		
t _{d(off)}	Turn-Off Delay Time	V _{GEN} =-10V, R _G =1Ω		58		
t _f	Turn-On Fall Time			5		

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







Typical Characteristics (T_J = 25°C Noted)






Typical Characteristics (T_J =25°C Noted)





TO-220AB Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	4.400	4.600	0.173	0.181
A1	2.250	2.550	0.089	0.100
b	0.710	0.910	0.028	0.036
b1	1.170	1.370	0.046	0.054
c	0.330	0.650	0.013	0.026
c1	1.200	1.400	0.047	0.055
D	9.910	10.250	0.390	0.404
E	8.9500	9.750	0.352	0.384
E1	12.650	12.950	0.498	0.510
e	2.540 TYP.		0.100 TYP.	
e1	4.980	5.180	0.196	0.204
F	2.650	2.950	0.104	0.116
H	7.900	8.100	0.311	0.319
h	0.000	0.300	0.000	0.012
L	12.900	13.400	0.508	0.528
L1	2.850	3.250	0.112	0.128
V	7.500 REF.		0.295 REF.	
Φ	3.400	3.800	0.134	0.150



Declaration

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice! Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

ATTACHMENT

Revision History

Date	REV	Description	Page
2018.01.01	1.0	Initial release	