





PIN Connection TO-220F



Schematic diagram



Marking Diagram



- Y = Year
- A = Assembly Location
- WW = Work Week
- VT = Version & Thickness
- FIR10N65F = Specific Device Code

General Description

FIR10N65FG is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan proprietary F-Cell™ structure VDMOS technology. The improved planar stripe cell and the improved guard ring terminal have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

These devices are widely used in AC-DC power suppliers, DC-DC converters and H-bridge PWM motor drivers.

Features

- 10A,650V, $R_{DS(on)}(typ) = 0.72\Omega @ V_{GS}=10V$
- Low gate charge
- Low Crss
- Fast switching
- Improved dv/dt capability

Absolute Maximum Ratings (Ta=25°C unless otherwise noted)

Symbol	Parameter	Value	Unit
V_{DSS}	Drain-Source Voltage	650	V
I_D	Drain Current	$T_j=25^\circ C$	10
		$T_j=100^\circ C$	6.6
$V_{GS(TH)}$	Gate Threshold Voltage	± 30	V
E_{AS}	Single Pulse Avalanche Energy (note1)	520	mJ
I_{AR}	Avalanche Current (note2)	10	A
P_D	Power Dissipation ($T_j=25^\circ C$)	60	W
T_j	Junction Temperature(Max)	150	°C
T_{stg}	Storage Temperature	-55~+150	°C
TL	Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds	300	°C

Thermal Characteristics

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case	-	2.08	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	-	120	°C/W

**Electrical Characteristics** (Ta=25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
Off Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0	650	-	-	V
ΔBV _{DSS} /ΔT _J	Breakdown Voltage Temperature Coefficient	I _D =250μA, Reference to 25°C	-	0.67	-	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =300V, V _{GS} =0V	-	-	0.1	μA
		V _{DS} =520V, T _j =125°C	-	-	100	
I _{GSSF}	Gate-body leakage Current, Forward	V _{GS} =+30V, V _{DS} =0V	-	-	100	nA
I _{GSSR}	Gate-body leakage Current, Reverse	V _{GS} =-30V, V _{DS} =0V	-	-	-100	
On Characteristics						
V _{GS(TH)}	Gate Threshold Voltage	I _D =250μA, V _{DS} =V _{GS}	2	-	5	V
R _{DS(ON)}	Static Drain-Source On-Resistance	I _D =5.0A, V _{GS} =10V	-	0.72	0.9	Ω
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0, f=1.0MHz	-	2100	2240	pF
C _{oss}	Output Capacitance		-	166	215	
C _{rss}	Reverse Transfer Capacitance		-	18	24	
Switching Characteristics						
T _{d(on)}	Turn-On Delay Time	V _{DD} =300V, I _D =10A R _G =25Ω (Note 3,4)	-	23	55	ns
T _r	Turn-On Rise Time		-	66	150	
T _{d(off)}	Turn-Off Delay Time		-	144	300	
T _f	Turn-Off Rise Time		-	77	165	
Q _g	Total Gate Charge	V _{DS} =480V, V _{GS} =10V, I _D =10A (Note 3,4)	-	43	-	nC
Q _{gs}	Gate-Source Charge		-	25	-	
Q _{gd}	Gate-Drain Charge		-	18	-	
Drain-Source Diode Characteristics and Maximum Ratings						
I _S	Max. Diode Forward Current	-	-	-	10	A
I _{SM}	Max. Pulsed Forward Current	-	-	-	40	
V _{SD}	Diode Forward Voltage	I _D =10A	-	-	1.4	V
T _{rr}	Reverse Recovery Time	I _S =10A, V _{GS} =0V diF/dt=100A/μs	-	340	-	μs
Q _{rr}	Reverse Recovery Charge	(Note3)	-	3.2	-	μC

- Notes : 1, L=17.1mH, I_{AS}=9.5A, V_{DD}=50V, R_G=25Ω, Starting T_J=25°C
2, Repetitive Rating : Pulse width limited by maximum junction temperature
3, Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%
4, Essentially Independent of Operating Temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)



Junction Temperature T_J [°C]

Fig. 7 $V_{DSS} - T_J$




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature






Figure 11-2. Transient Thermal Response Curve


Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms





Peak Diode Recovery dv/dt Test Circuit & Waveforms






Package Dimension

TO-220F



Units: mm
COMMON DIMENSIONS
(UNITS OF MEASURE=MILLIMETER)

SYMBOL	MIN	NOM	MAX
A	4.50	4.70	4.90
A1	2.34	2.54	2.74
A2	0.70 REF		
A3	2.56	2.76	2.96
b	0.70	0.80	0.90
b1	1.17	1.2	1.25
b2	1.17	1.2	1.25
c	0.45	0.50	0.60
D	15.67	15.87	16.07
D1	15.55	15.75	15.95
D2	10.0	10.2	10.4
E	9.96	10.16	10.36
e	2.54BSC		
H1	6.48	6.68	6.88
L	12.68	12.98	13.28
L1	-	-	3.50
L2	6.50REF		
phi P	3.08	3.18	3.28
Q	3.20	3.30	3.40
theta 1	1°	3°	5°
A4	0.53	0.56	0.59





Declaration

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice! Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

ATTACHMENT

Revision History

Date	REV	Description	Page
2018.01.01	1.0	Initial release	