





Features:

- Low Intrinsic Capacitances.
- Excellent Switching Characteristics.
- Extended Safe Operating Area.
- Unrivalled Gate Charge :Qg= 40nC (Typ.).
- BVDSS=700V, I_D=10A
- R_{DS(on)} : 1.5Ω (Max) @V_G=10V
- 100% Avalanche Tested



Schematic diagram



Marking Diagram



- Y = Year
- A = Assembly Location
- WW = Work Week
- FIR10N70F = Specific Device Code

Absolute Maximum Ratings* (T_c=25°C Unless otherwise noted)

Symbol	PARAMETER	Value	Unit
V _{DSS}	Drain-Source Voltage	700	V
I _D	Drain Current	T _C =25°C	10
		T _C =100°C	5.6
V _{GS(TH)}	Gate Threshold Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy (note1)	420	mJ
I _{AR}	Avalanche Current (note2)	10	A
P _D	Power Dissipation (T _c =25°C)	50	W
T _j	Junction Temperature(MAX)	150	°C
T _{stg}	Storage Temperature	-55~+150	°C
TL	Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds	300	°C

Thermal Characteristics

Symbol	PARAMETER	Typ.	MAX.	Unit
R _{θJC}	Thermal Resistance, Junction to Case	-	2.5	°C/W
R _{θJA}	Thermal Resistance, Junction to Ambient	-	120	°C/W



Electrical Characteristics (Tc=25°C unless other wise noted)

Symbol	Parameter	Test Condition	MIN.	Typ.	MAX.	Unit
Off Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0	700	-	-	V
ΔBVDSS/ΔT _J	Breakdown Voltage Temperature Coefficient	I _D =250μA, Reference to 25°C	-	0.67	-	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =700V, V _{GS} =0V	-	-	10	μA
		V _{DS} =560V, Tc=125°C	-	-	100	
I _{GSSF}	Gate-body leakage Current, Forward	V _{GS} =+30V, V _{DS} =0V	-	-	100	nA
I _{GSSR}	Gate-body leakage Current, Reverse	V _{GS} =-30V, V _{DS} =0V	-	-	-100	nA
On Characteristics						
V _{GS(TH)}	Gate Threshold Voltage	I _D =250μA, V _{DS} =V _{GS}	2	-	4	V
R _{DS(ON)}	Static Drain-Source On-Resistance	I _D =5A, V _{GS} =10V	-	-	1.5	Ω
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0, f=1.0MHz	-	1420	-	pF
C _{oss}	Output Capacitance		-	175	-	pF
C _{rss}	Reverse Transfer Capacitance		-	40	-	pF
Switching Characteristics						
T _{d(on)}	Turn-On Delay Time	V _{DD} =350V, I _D =10A R _G =25Ω (Note 3,4)	-	50	-	ns
T _r	Turn-On Rise Time		-	140	-	ns
T _{d(off)}	Turn-Off Delay Time		-	110	-	ns
T _f	Turn-Off Rise Time		-	120	-	ns
Q _g	Total Gate Charge	V _{DS} =560, V _{GS} =10V, I _D =10A (Note 3,4)	-	40	57	nC
Q _{gs}	Gate-Source Charge		-	7	-	nC
Q _{gd}	Gate-Drain Charge		-	15	-	nC
Drain-Source Diode Characteristics and Maximum Ratings						
I _S	Max. Diode Forward Current	-	-	-	10	A
I _{SM}	Max. Pulsed Forward Current	-	-	-	30	A
V _{SD}	Diode Forward Voltage	I _D =10A	-	-	1.5	V
T _{rr}	Reverse Recovery Time	I _S =10A, V _{GS} =0V diF/dt=100A/μs (Note3)	-	320	-	nS
Q _{rr}	Reverse Recovery Charge		-	2.4	-	μC

- Notes : 1, L=8.4mH, I_{AS}=10A, V_{DD}=50V, R_G=25Ω, Starting T_J=25°C
2, Repetitive Rating : Pulse width limited by maximum junction temperature
3, Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%
4, Essentially Independent of Operating Temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. ON-Resistance variation vs Temperature




Figure 9-1. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature






Figure 11-1. Transient Thermal Response Curve


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveform

Peak Diode Recovery dv/dt Test Circuit



* $V_{GS} = 5V$ for Logic Level Devices



Declaration

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice! Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

ATTACHMENT

Revision History

Date	REV	Description	Page
2018.01.01	1.0	Initial release	