

N-Channel Enhancement Mode Power MOSFET

Package outline

Description

The FIR2N10LTG uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


$$\begin{split} V_{DS} &= 100 V, I_D = 2 A \\ R_{DS(ON)} <& 240 m \Omega @ V_{GS} = 10 V \quad (Typ:210 m \Omega) \\ High density cell design for ultra low Rdson \\ Fully characterized avalanche voltage and current \\ Excellent package for good heat dissipation \end{split}$$

Application


Power switching application Hard switched and high frequency circuits Uninterruptible power supply



SOT-23 top view



Schematic diagram



Marking and pin assignment

Absolute Maximum Ratings (T_A=25°Cunless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	Vds	100	V
Gate-Source Voltage	Vgs	±20	V
Drain Current-Continuous	I _D	2	A
Drain Current-Pulsed (Note 1)	I _{DM}	5	A
Maximum Power Dissipation	PD	1.25	W
Operating Junction and Storage Temperature Range	T _J ,T _{STG}	-55 To 150	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient (Note 2)R100°C/W
--

Electrical Characteristics (T_A=25[°]C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250µA	100	110	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V,V _{GS} =0V	-	-	1	μA



Gate-Body Leakage Current	I _{GSS}	V_{GS} =±20V, V_{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)				•		
Gate Threshold Voltage	hreshold Voltage $V_{GS(th)}$ V_{DS} =V _{GS} ,I _D =250µA		1.2	1.8	2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =1A	-	210	240	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V,I _D =1A		-	-	S
Dynamic Characteristics (Note4)		•				
Input Capacitance	C _{lss}	V _{DS} =50V,V _{GS} =0V,	-	190	-	PF
Output Capacitance	C _{oss}	$V_{DS}=50V, V_{GS}=0V,$ F=1.0MHz	-	22	-	PF
Reverse Transfer Capacitance	C _{rss}		-	13	-	PF
Switching Characteristics (Note 4)		·				
Turn-on Delay Time	t _{d(on)}	6	-	6	-	nS
Turn-on Rise Time	tr	V _{DD} =50V,I _D =1.3A,R _L =39Ω	-	10	-	nS
Turn-Off Delay Time	t _{d(off)}	V _{GS} =10V,R _G =1Ω	-	10	-	nS
Turn-Off Fall Time	t _f		-	6	-	nS
Total Gate Charge	Qg	V(= = = = = = = = = = = = = = = = = = =	-	5.2		nC
Gate-Source Charge	Q _{gs}	- V _{DS} =50V,I _D =1.3A, - V _{GS} =10V	-	0.75		nC
Gate-Drain Charge	Q _{gd}	V _{GS} -10V	-	1.4		nC
Drain-Source Diode Characteristics						•
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =1.3A	-	-	1.2	V
Diode Forward Current (Note 2)	Is			-	2	Α
Notes: 1. Repetitive Rating: Pulse width limited by maximum ju 2. Surface Mounted on FR4 Board, t ≤ 10 sec. 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%. 4. Guaranteed by design, not subject to production	nction temperature.					


Notes:

3. Pulse Test: Pulse Width \leq 300µs, Duty Cycle \leq 2%.




Test Circuit


1) E_{AS} test circuit



2) Gate charge test circuit




3) Switch Time Test Circuit






Typical Electrical and Thermal Characteristics (Curves)






FIR2N10LTG



Square Wave Pluse Duration(sec) Figure 11 Normalized Maximum Transient Thermal Impedance



SOT-23-3L Package Information



Symbol	Dimensions Ir	n Millimeters	Dimensions	In Inches
Symbol	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
С	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
е	0.950	(BSC)	0.037((BSC)
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

Notes

1. All dimensions are in millimeters.

- 2. Tolerance ±0.10mm (4 mil) unless otherwise specified
- 3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 5 mils.
- 4. Dimension L is measured in gauge plane.

5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.



Declaration

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice! Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

ATTACHMENT

Revision History

Date	REV	Description	Page
2018.01.01	1.0	Initial release	