



**First Semiconductor**


*N-Channel Enhancement Mode Power Mosfet*

**FIR20N15LG**

**PIN Connection TO-252**

## Description

The FIR20N15LG uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.




## General Features

- $V_{DS} = 150V, I_D = 20A$
- $R_{DS(ON)} < 85m\Omega @ V_{GS}=10V$  (Typ:70m $\Omega$ )
- High density cell design for ultra low  $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation

## Application

- Boost converters
- LED backlighting
- Uninterruptible power supply



## Marking Diagram



Y = Year  
 A = Assembly Location  
 WW = Work Week  
 FIR20N15L = Specific Device Code

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
FIR20N15L	FIR20N15LG	TO-252	-	-	-

## Absolute Maximum Ratings ( $T_C=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Limit	Unit
$V_{DS}$	Drain-Source Voltage	150	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D$	Drain Current-Continuous	20	A
$I_D (100^\circ C)$	Drain Current-Continuous( $T_C=100^\circ C$ )	14	A
$I_{DM}$	Pulsed Drain Current	40	A
$P_D$	Maximum Power Dissipation	75	W
	Derating factor	0.5	W/ $^\circ C$
$E_{AS}$	Single pulse avalanche energy <sup>(Note 5)</sup>	200	mJ
$T_J, T_{STG}$	Operating Junction and Storage Temperature Range	-55 To 175	$^\circ C$



## Thermal Characteristic

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	2.0	°C/W
-----------------	--	-----	------

Electrical Characteristics ( $T_C=25^\circ C$  unless otherwise noted)


Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	150	165	-	V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=150V, V_{GS}=0V$	-	-	1	$\mu A$
$I_{GSS}$	Gate-Body Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2	3.4	4	V
$R_{DS(ON)}$	Drain-Source On-State Resistance	$V_{GS}=10V, I_D=10A$	-	70	85	$m\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS}=5V, I_D=10A$	-	20	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
$C_{iss}$	Input Capacitance	$V_{DS}=25V, V_{GS}=0V, F=1.0MHz$	-	2000	-	PF
$C_{oss}$	Output Capacitance		-	290	-	PF
$C_{rss}$	Reverse Transfer Capacitance		-	180	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
$t_{d(on)}$	Turn-on Delay Time	$V_{DD}=75V, R_L=5\Omega$ $V_{GS}=10V, R_{GEN}=3\Omega$	-	10.5	-	nS
$t_r$	Turn-on Rise Time		-	5.5	-	nS
$t_{d(off)}$	Turn-Off Delay Time		-	14.5	-	nS
$t_f$	Turn-Off Fall Time		-	3	-	nS
$Q_g$	Total Gate Charge	$V_{DS}=75V, I_D=10A, V_{GS}=10V$	-	17	-	nC
$Q_{gs}$	Gate-Source Charge		-	4	-	nC
$Q_{gd}$	Gate-Drain Charge		-	4.4	-	nC
<b>Drain-Source Diode Characteristics</b>						
$V_{SD}$	Diode Forward Voltage <sup>(Note 3)</sup>	$V_{GS}=0V, I_S=20A$	-	-	1.2	V
$I_S$	Diode Forward Current <sup>(Note 2)</sup>	-	-	-	20	A
$t_{rr}$	Reverse Recovery Time	$T_J = 25^\circ C, IF = 10A$ $di/dt = 100A/\mu s$ <sup>(Note 3)</sup>	-	32	-	nS
$Q_{rr}$	Reverse Recovery Charge		-	53	-	nC
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

## Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. EAS condition:  $T_J=25^\circ C, V_{DD}=50V, V_G=10V, L=0.5mH, R_g=25\Omega$

## Test Circuit


### 1) E<sub>AS</sub> Test Circuit



### 2) Gate Charge Test Circuit



### 3) Switch Time Test Circuit



### Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 ID Current- Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance

## Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.20	2.38	0.087	0.094
A1	0.00	0.10	0.000	0.004
A2	0.90	1.10	0.035	0.043
b	0.72	0.85	0.028	0.033
b1	0.72	0.90	0.028	0.035
b2	5.13	5.46	0.202	0.215
c	0.47	0.60	0.019	0.024
D	6.00	6.20	0.236	0.244
D1	5.25	--	0.207	--
E	6.50	6.70	0.256	0.264
E1	4.70	--	0.185	--
e	2.19	2.39	0.086	0.094
H	9.80	10.40	0.386	0.409
L	1.40	1.70	0.055	0.067
L1	2.90 REF		0.114 REF	
L2	0.508 BSC		0.020 BSC	
L3	0.90	1.25	0.035	0.049
L4	0.60	1.00	0.024	0.039
L5	0.15	0.75	0.006	0.030
L6	1.80 REF		0.071 REF	
$\phi$	1.20	1.40	0.047	0.055
$\theta$	0°	8°	0°	8°



### Declaration

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice! Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

### ATTACHMENT

#### Revision History

Date	REV	Description	Page
2018.01.01	1.0	Initial release	