



First Semiconductor


N-Channel Enhancement Mode Power Mosfet

FIR40N15LAG

Description


The FIR40N15LAG uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

PIN Connection TO-252



General Features

- $V_{DS} = 150V, I_D = 40A$
 $R_{DS(ON)} < 45m\Omega @ V_{GS}=10V$ (Typ:35m Ω)
- High density cell design for ultra low Rdson
- Fully characterized Avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability



Application

- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply

Marking Diagram



Y = Year
 A = Assembly Location
 WW = Work Week
 FIR40N15LA = Specific Device Code

Package Marking And Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
FIR40N15LA	FIR40N15LAG	TO-252	-	-	-

Absolute Maximum Ratings (TA=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	150	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	40	A
Drain Current-Continuous($T_C=100^\circ C$)	$I_D(100^\circ C)$	29	A
Pulsed Drain Current	I_{DM}	164	A
Maximum Power Dissipation	P_D	140	W
Derating factor		0.93	W/°C
Single pulse avalanche energy (Note 5)	E_{AS}	310	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	°C



Thermal Characteristic

Thermal Resistance,Junction-to-Case(Note 2)	R _{θJC}	1.07	°C/W
---	------------------	------	------

Electrical Characteristics (TA=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	150	170	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =150V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1	1.25	2	V
Drain-Source On-State Resistance	R _{Ds(ON)}	V _{GS} =10V, I _D =18A	-	35	45	mΩ
Forward Transconductance	g _{FS}	V _{DS} =15V, I _D =18A	38	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, F=1.0MHz	-	4200	-	pF
Output Capacitance	C _{oss}		-	203	-	pF
Reverse Transfer Capacitance	C _{rss}		-	96	-	pF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =30V, I _D =2A, R _L =15Ω V _{GS} =10V, R _G =2.5Ω	-	17.8	-	nS
Turn-on Rise Time	t _r		-	11.8	-	nS
Turn-Off Delay Time	t _{d(off)}		-	56	-	nS
Turn-Off Fall Time	t _f		-	14.6	-	nS
Total Gate Charge	Q _g	V _{DS} =30V, I _D =30A, V _{GS} =10V		105	-	nC
Gate-Source Charge	Q _{gs}			21	-	nC
Gate-Drain Charge	Q _{gd}			31.5	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =18A	-	0.82	1.2	V
Diode Forward Current (Note 2)	I _S		-	-	40	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, IF = 18A di/dt = 100A/μs(Note3)	-	70	-	nS
Reverse Recovery Charge	Q _{rr}		-	230	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. EAS condition: T_j=25°C, V_{DD}=75V, V_G=10V, L=0.5mH, R_g=25Ω

Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:



3) Switch Time Test Circuit:



Typical Electrical And Thermal Characteristics(Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




 Figure 9 BV_{dss} vs Junction Temperature


Figure 8 Safe Operation Area





 Figure 10 $V_{GS(th)}$ vs Junction Temperature


Figure 11 Normalized Maximum Transient Thermal Impedance

Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.20	2.38	0.087	0.094
A1	0.00	0.10	0.000	0.004
A2	0.90	1.10	0.035	0.043
b	0.72	0.85	0.028	0.033
b1	0.72	0.90	0.028	0.035
b2	5.13	5.46	0.202	0.215
c	0.47	0.60	0.019	0.024
D	6.00	6.20	0.236	0.244
D1	5.25	--	0.207	--
E	6.50	6.70	0.256	0.264
E1	4.70	--	0.185	--
e	2.19	2.39	0.086	0.094
H	9.80	10.40	0.386	0.409
L	1.40	1.70	0.055	0.067
L1	2.90 REF		0.114 REF	
L2	0.508 BSC		0.020 BSC	
L3	0.90	1.25	0.035	0.049
L4	0.60	1.00	0.024	0.039
L5	0.15	0.75	0.006	0.030
L6	1.80 REF		0.071 REF	
ϕ	1.20	1.40	0.047	0.055
θ	0°	8°	0°	8°



Declaration

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice! Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

ATTACHMENT

Revision History

Date	REV	Description	Page
2018.01.01	1.0	Initial release	