



First Semiconductor



N-Channel 100V(D-S) MOSFET

FIR60N04BPG

Description

The FIR60N04BPG uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

PIN Connection TO-251



General Features

- $V_{DS} = 40V, I_D = 60A$
- $R_{DS(ON)} < 13m\Omega @ V_{GS} = 10V$
- High density cell design for ultra low $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Load switching
- Hard switched and high frequency circuits
- Uninterruptible power supply

Marking Diagram



Y = Year
 A = Assembly Location
 WW = Work Week
 FIR60N04BP = Specific Device Code

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
FIR60N04BP	FIR60N04BPG	TO-251	-	-	-

Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	60	A
Drain Current-Continuous($T_c=100^\circ C$)	$I_D (100^\circ C)$	42	A
Pulsed Drain Current	I_{DM}	200	A
Maximum Power Dissipation	P_D	65	W
Derating factor		0.43	W/ $^\circ C$
Single pulse avalanche energy ^(Note 5)	E_{AS}	400	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

**Thermal Characteristic**




Thermal Resistance, Junction-to-Case ^(Note 2)	R _{θJC}	2.3	°C/W
--	------------------	-----	------







Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	40	45	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =40V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.2	1.6	2.5	V
Drain-Source On-State Resistance	R _{Ds(ON)}	V _{GS} =10V, I _D =20A	-	7.3	13	mΩ
Forward Transconductance	g _{FS}	V _{DS} =10V, I _D =20A	15	-	-	S
Dynamic Characteristics ^(Note 4)						
Input Capacitance	C _{iss}	V _{DS} =20V, V _{GS} =0V, F=1.0MHz	-	1800	-	PF
Output Capacitance	C _{oss}		-	280	-	PF
Reverse Transfer Capacitance	C _{rss}		-	190	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =20V, I _D =2A, R _L =1Ω V _{GS} =10V, R _G =3Ω	-	6.4	-	nS
Turn-on Rise Time	t _r		-	17.2	-	nS
Turn-Off Delay Time	t _{d(off)}		-	29.6	-	nS
Turn-Off Fall Time	t _f		-	16.8	-	nS
Total Gate Charge	Q _g	V _{DS} =20V, I _D =20A, V _{GS} =10V	-	29	-	nC
Gate-Source Charge	Q _{gs}		-	4.5	-	nC
Gate-Drain Charge	Q _{gd}		-	6.4	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V _{SD}	V _{GS} =0V, I _S =20A	-		1.2	V
Diode Forward Current ^(Note 2)	I _S		-	-	60	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, IF = 20A di/dt = 100A/μs ^(Note 3)	-	29	-	nS
Reverse Recovery Charge	Q _{rr}		-	26	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. E_{AS} condition : T_j=25°C, V_{DD}=20V, V_G=10V, L=1mH, R_g=25Ω,

Test circuit**1) E_{AS} Test Circuit****2) Gate Charge Test Circuit****3) Switch Time Test Circuit**

Typical Electrical and Thermal Characteristics (Curves)

Figure 1 Output Characteristics

Figure 4 Rdson-JunctionTemperature

Figure 2 Transfer Characteristics

Figure 5 Gate Charge

Figure 3 Rdson- Drain Current

Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area





 Figure 10 $V_{GS(th)}$ vs Junction Temperature


Figure 11 Normalized Maximum Transient Thermal Impedance

Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.20	2.35	0.087	0.093
A1	0.90	1.10	0.035	0.043
b	0.56	0.69	0.022	0.027
b1	0.77	0.90	0.030	0.035
b2	5.23	5.43	0.206	0.214
b3		1.05		0.041
C	0.46	0.59	0.018	0.023
c1	0.46	0.59	0.018	0.023
D	6.00	6.20	0.236	0.244
D1	5.20	--	0.205	--
E	6.50	6.70	0.256	0.264
E1	4.60	5.00	0.181	0.197
e	2.24	2.34	0.088	0.092
e1	4.47	4.67	0.176	0.184
H	16.18	16.78	0.637	0.661
L	9.00	9.60	0.354	0.378
L1	0.95	1.35	0.037	0.053
L2	0.90	1.25	0.035	0.049



Declaration

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice! Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

ATTACHMENT

Revision History

Date	REV	Description	Page
2018.01.01	1.0	Initial release	