



PIN Connection TO-3P

FEATURES


- TYPICAL $R_{DS(on)} = 0.19\Omega$
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- 100% AVALANCHE TESTED
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE

DESCRIPTION


This improved version of MDmesh™ which is based on Multiple Drain process represents the new benchmark in high voltage MOSFETs. The resulting product exhibits even lower on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall performances that are significantly better than that of similar competition's products.

APPLICATIONS

The MDmesh™ family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.



Schematic diagram



Marking Diagram



- Y = Year
- A = Assembly Location
- WW = Work Week
- FIR24N60AN = Specific Device Code

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source Voltage ($V_{GS} = 0$)	600	V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20\text{ k}\Omega$)	600	V
V_{GS}	Gate- source Voltage	± 30	V
I_D	Drain Current (continuous) at $T_C = 25^\circ\text{C}$	24	A
I_D	Drain Current (continuous) at $T_C = 100^\circ\text{C}$	12.6	A
$I_{DM}(\bullet)$	Drain Current (pulsed)	80	A
P_{TOT}	Total Dissipation at $T_C = 25^\circ\text{C}$	192	W
$dv/dt(1)$	Peak Diode Recovery voltage slope	15	V/ns
V_{ISO}	Insulation Winthstand Voltage (DC)	2500	V
T_{stg}	Storage Temperature	-65 to 150	$^\circ\text{C}$
T_j	Max. Operating Junction Temperature	150	$^\circ\text{C}$

(\bullet) Pulse width limited by safe operating area;
 (1) $I_{SD} \leq 24A$, $di/dt \leq 400A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$, $T_j \leq T_{JMAX}$.

(*) Limited only by maximum temperature allowed

**THERMAL DATA**

Symbol	Parameter	Value	Unit
Rthj-case	Thermal Resistance Junction-case Max	0.65	W/°C
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W
T _l	Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	12	A
E _{AS}	Single Pulse Avalanche Energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)	650	mJ

ELECTRICAL CHARACTERISTICS (T_{CASE} = 25 °C UNLESS OTHERWISE SPECIFIED)**ON/OFF**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0	600			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating, T _C = 125 °C			1 10	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ±30 V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	3	4	5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V, I _D = 12 A		0.19	0.25	Ω

ELECTRICAL CHARACTERISTICS (CONTINUE)
DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g_{fs} (1)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$, $I_D = 12\text{ A}$		TBD		S
C_{iss} C_{oss} C_{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25\text{ V}$, $f = 1\text{ MHz}$, $V_{GS} = 0$		1590 803 52		pF pF pF
$C_{oss\ eq.}$ (2)	Equivalent Output Capacitance	$V_{GS} = 0\text{ V}$, $V_{DS} = 0\text{ V to } 400\text{ V}$		130		pF
R_g	Gate Input Resistance	$f=1\text{ MHz}$ Gate DC Bias=0 Test Signal Level=20mV Open Drain		1.6		Ω

(1) Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %.(*) $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r	Turn-on Delay Time Rise Time	$V_{DD} = 200\text{ V}$, $I_D = 12\text{ A}$ $R_G = 4.7\Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, Figure 3)		25 20		ns ns
Q_g Q_{gs} Q_{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 400\text{ V}$, $I_D = 24\text{ A}$, $V_{GS} = 10\text{ V}$		40 11 25	71	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(Voff)}$ t_f t_c	Off-voltage Rise Time Fall Time Cross-over Time	$V_{DD} = 480\text{ V}$, $I_D = 24\text{ A}$, $R_G = 4.7\Omega$, $V_{GS} = 10\text{ V}$ (see test circuit, Figure 5)		13 15 26		ns ns ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD} I_{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				20 80	A A
V_{SD} (1)	Forward On Voltage	$I_{SD} = 24\text{ A}$, $V_{GS} = 0$			1.5	V
t_{rr} Q_{rr} I_{rrm}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 24\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$, $V_{DD} = 100\text{ V}$, $T_j = 25^\circ\text{C}$ (see test circuit, Figure 5)		416 5.6 27		ns μC A
t_{rr} Q_{rr} I_{rrm}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 24\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$, $V_{DD} = 100\text{ V}$, $T_j = 150^\circ\text{C}$ (see test circuit, Figure 5)		544 7.3 28		ns μC A

Note: 1. Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %.
2. Pulse width limited by safe operating area.

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times





Package Outline Dimensions TO-3P

Units: mm



符号	尺寸		符号	尺寸		符号	尺寸		符号	尺寸	
	Min	Max		Min	Max		Min	Max		Min	Max
W	15.40	15.80	W5	1.80	2.20	L3	13.70	14.10	T2	1.20	1.60
W1	13.40	13.80	W6	2.80	3.20	L4	19.70	20.30	T3	0.55	0.75
W2	9.40	9.80	L	19.70	20.10	L5	3.30	3.70	G (Φ) (正面)	3.30	3.50
W3	5.45 (TYP)		L1	18.50	18.90	T	4.60	5.00	G1(Φ) (背面)	3.10	3.30
W4	0.80	1.20	L2	3.60	4.00	T1	1.45	1.65			



Declaration

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice! Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

ATTACHMENT

Revision History

Date	REV	Description	Page
2018.01.01	1.0	Initial release	