





## General Description

FIR4N65LG, the silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-252, which accords with the RoHS standard.

## PIN Connection TO-252(D-PAK)



Schematic diagram



## Marking Diagram



Y = Year  
 A = Assembly Location  
 WW = Work Week  
 VA = Version & Assembly plant  
 FIR4N65L = Specific Device Code

## Features

- | Fast Switching
- | ESD Improved Capability
- | Low Gate Charge
- | Low Reverse transfer capacitances
- | 100% Single Pulse avalanche energy Test

## Absolute Maximum Ratings (Ta = 25°C unless otherwise noted; reference only )

Characteristics		Symbol	Ratings	Unit
Drain-Source Voltage		V <sub>DS</sub>	650	V
Gate-Source Voltage		V <sub>GS</sub>	±30	V
Drain Current	T <sub>C</sub> =25°C	I <sub>D</sub>	4.0	A
	T <sub>C</sub> =100°C		2.5	
Drain Current Pulsed		I <sub>DM</sub>	16	A
Power Dissipation(T <sub>C</sub> =25°C) -Derate above 25°C		P <sub>D</sub>	75	W
			0.6	
Single Pulsed Avalanche Energy(Note 1)		E <sub>AS</sub>	200	mJ
Operation Junction Temperature Range		T <sub>J</sub>	-55~+150	°C
Storage Temperature Range		T <sub>stg</sub>	-55~+150	°C



### Thermal Characteristics

Characteristics	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.67	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	110	°C/W

### Electrical Characteristics ( $T_a = 25^\circ C$ unless otherwise noted; reference only)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	$B_{VDSS}$	25 °C, $V_{GS}=0V$ , $I_D=250\mu A$	650	--	--	V
		125 °C, $V_{GS}=0V$ , $I_D=250\mu A$	650	--	--	V
Drain-Source Leakage Current	$I_{DSS}$	25 °C, $V_{DS}=650V$ , $V_{GS}=0V$	--	--	1	uA
		125 °C, $V_{DS}=520V$ , $V_{GS}=0V$	--	--	100	uA
		150 °C, $V_{DS}=520V$ , $V_{GS}=0V$	--	--	100	uA
		$V_{GS}=\pm 30V$ , $V_{DS}=0V$	--	--	$\pm 100$	nA
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=V_{DS}$ , $I_D=250\mu A$	2.0	--	4.0	V
Static Drain- Source On State Resistance	$R_{DS(on)}$	$V_{GS}=10V$ , $I_D=2A$	--	2.4	2.8	$\Omega$
Input Capacitance	$C_{iss}$	$V_{DS}=25V$ , $V_{GS}=0V$ , $f=1.0MHz$	610			pF
Output Capacitance	$C_{oss}$		--	53	--	
Reverse Transfer Capacitance	$C_{rss}$		--	3.5	--	
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=325V$ , $I_D=4.0A$ , $R_G=10\Omega$	--	14	--	ns
Turn-on Rise Time	$t_r$		--	16	--	
Turn-off Delay Time	$t_{d(off)}$		--	32	--	
Turn-off Fall Time	$t_f$		--	11	--	
Total Gate Charge	$Q_g$	$V_{DS}=520V$ , $I_D=4.0A$ , $V_{GS}=10V$	--	14.5	--	nC
Gate-Source Charge	$Q_{gs}$		--	3	--	
Gate-Drain Charge	$Q_{gd}$		--	6.5	--	






### Source-Drain Diode Ratings And Characteristics

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	$I_s$	Integral Reverse P-N Junction Diode in the MOSFET	--	--	4.0	A
Pulsed Source Current	$I_{SM}$		--	--	16	
Diode Forward Voltage	$V_{SD}$	$I_s=4.0A$ , $V_{GS}=0V$	--	--	1.5	V
Reverse Recovery Time	$T_{rr}$	$I_s=4.0A$ , $V_{GS}=0V$ , $dI_F/dt=100A/\mu s$	--	256	--	ns
Reverse Recovery Charge	$Q_{rr}$		--	1.2	--	$\mu C$

#### Notes:

1.  $L=10mH$ ,  $I_{AS}= 6.3A$ ,  $V_{DD}=100V$ ,  $R_G=10\Omega$ , starting  $T_J=25^\circ C$ ;
2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty cycle  $\leq 2\%$ ;
3. Essentially independent of operating temperature.

## Characteristics Curve






Figure 6 Typical Transfer Characteristics




Figure 7 Typical Body Diode Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Drain Current




Figure 9 Typical Drian to Source on Resistance vs Junction Temperature




Figure 10 Typical Threshold Voltage vs Junction Temperature




Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure 12 Typical Capacitance vs Drain to Source Voltage




Figure 13 Typical Gate Charge vs Gate to Source Voltage

## Typical Test Circuit




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms




Figure 21. Diode Reverse Recovery Test Circuit




Figure 22. Diode Reverse Recovery Waveform




Figure 23. Unclamped Inductive Switching Test Circuit





Figure 24. Unclamped Inductive Switching Waveforms

## Package Dimensions

### TO-252



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.086	0.094	2.19	2.38	
A1	-	0.005	-	0.13	
b	0.025	0.035	0.64	0.89	
b2	0.033	0.045	0.84	1.14	
b3	0.205	0.215	5.21	5.46	
c	0.018	0.024	0.46	0.61	
D	0.241	0.249	6.12	6.32	
D1	0.205	-	5.21	-	
E	0.250	0.265	6.35	6.73	
E1	0.190	-	4.83	-	
e	0.090 BSC.		2.29 BSC.		
H	0.380	0.410	9.65	10.41	
L	0.055	0.070	1.40	1.78	
L2	0.020 BSC.		0.51 BSC.		
L3	0.035	0.050	0.89	1.27	
L4	0.025	0.040	0.64	1.01	
	0°	8°	0°	8°	

**Declaration**

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice! Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

**ATTACHMENT****Revision History**

Date	REV	Description	Page
2018.01.01	1.0	Initial release	